Fractional-N PLL for RF Applications with Adaptive Intelligent Controller and AVLS Divider

[1] Vaucher, C.S., 2006. Architectures for RF frequency synthesizers (Vol. 693). Springer Science & Business Media.

[2] Baker, R. Jacob. CMOS: circuit design, layout, and simulation. John Wiley & Sons, 2019.

[3] Barrett, C. "Fraction/Integer-N PLL Basics." Dallas: Texas Instruments (1999).

[4] Li, Xiaoqiang, Jingwei Zhang, Yuanzhi Zhang, Wenshen Wang, Huimin Liu, and Chao Lu. "A 5.7–6.0 GHz CMOS PLL with low phase noise and− 68 dBc reference spur." AEU-International Journal of Electronics and Communications 85 (2018): 23-31.

[5] Banerjee, Dean. "PLL performance, simulation, and design 4th edition." Sirirajmedj Com (2006).

[6] Shu, Keliu, and Edgar Sánchez-Sinencio. CMOS PLL synthesizers: analysis and design. Boston, MA: Springer US, 2005.

[7] He, Xinhua. Low phase noise CMOS PLL frequency synthesizer analysis and design. University of Maryland, College Park, 2007.

[8] Bourdi, Taoufik, and Izzet Kale. CMOS Single Chip Fast Frequency Hopping Synthesizers For Wireless Multi-Gigahertz Applications: Design Methodology, Analysis, and Implementation. Dordrecht: Springer Netherlands, 2007.

[9] Al-Nuaimi, Harith Nazar Mustafa. "Design and Simulation Fractional-N Phase Locked Loop Frequency Synthesizer using Sigma-Delta modulator for Bluetooth Systems."

[10] Pavan, Shanthi, Richard Schreier, and Gabor C. Temes. Understanding delta-sigma data converters. John Wiley & Sons, 2017.

[11] Hu, Ang, Dongsheng Liu, and Kefeng Zhang. "Analysis and optimization of seamless switching golden states of multi-modulus divider in software defined∑-Δ Frequency synthesizer." Microelectronics Journal 84 (2019): 26-35.

[12] Jo, Jongwan, David Kim, Arash Hejazi, YoungGun Pu, Yeonjae Jung, Hyungki Huh, Seokkee Kim, Joon-Mo Yoo, and Kang-Yoon Lee. "Low phase-noise, 2.4 and 5.8 GHz dual-band frequency synthesizer with Class-C VCO and bias-controlled charge pump for RF wireless charging system in 180 nm CMOS process." Electronics 11, no. 7 (2022): 1118.

[13] Shehab, Sanar Ahmed, and A. Z. Yonis. "Design and simulation of fractional N-PLL 2.4 GHz for WLAN in IEEE 802.11 standards." In 2024 11th International Conference on Wireless Networks and Mobile Communications (WINCOM), pp. 1-6. IEEE, 2024.

[14] Ali, Mohsen Karbalaei Mohammad, and Omid Hashemipour. "Fast locking technique for phase locked loop based on phase error cancellation." AEU-International Journal of Electronics and Communications 109 (2019): 99-106.

[15] Wang, Yao, Yanqi Wang, Zhaolei Wu, Zhi Quan, and Juin Jei Liou. "A programmable frequency divider with a full modulus range and 50% output duty cycle." IEEE Access 8 (2020): 102032-102039.

[16] Kazeminia, Sarang. "Frequency-range enhanced delay locked loop based on varactor-loaded and current-controlled delay elements." AEU-International Journal of Electronics and Communications 127 (2020): 153477.

[17] Sahani, Jagdeep Kaur, Anil Singh, and Alpana Agarwal. "A 1 μs Locking Time Dual Loop ADPLL with Foreground Calibration-Based 6 ps Resolution Flash TDC in 180 nm CMOS." Circuits, Systems, and Signal Processing 41, no. 3 (2022): 1299-1323.

[18] Yin, Jun, Haoran Li, Xiaoqi Lin, Rui P. Martins, and Pui-In Mak. "Progress and Trends of Low-Jitter Fractional-N PLL." Journal of Semiconductors 46 (2025): 1-4.

[19] Li, Tiehu, Chaodong Guo, Wei Zhang, Jintao Huang, Jun Zeng, and Jun-an Zhang. "A low power low phase noise wide frequency range PLL." Microelectronics Journal 154 (2024): 106441.

[20] Li, Yunpeng, Benpeng Xun, Yiqun Shi, Xin Xu, Meng Li, Hao Zhu, and Qingqing Sun. "A Compact, Low-Power, and Low-Jitter Fractional-N Phase-Locked Loop with a Single-Ended Ring Voltage-Controlled Oscillator in a 12 nm CMOS FinFET." Electronics 13, no. 13 (2024): 2617.

[21] Sun, Ligong, Yixin Luo, Zhiyao Deng, Jinchan Wang, and Bo Liu. "Novel Power-Efficient Fast-Locking Phase-Locked Loop Based on Adaptive Time-to-Digital Converter-Aided Acceleration Compensation Technology." Electronics 13, no. 18 (2024): 3586.

[22] Herzel, Frank, Arzu Ergintav, and Gunter Fischer. "A novel approach to fractional-N PLLs generating ultra-fast low-noise chirps for FMCW radar." Integration 76 (2021): 139-147.

[23] Lad, Vaishnavee, Arya Mehendale, and S. S. Narkhede. "A Comprehensive Survey on Phase Locked Loop IC Design." In International Conference on Information and Communication Technology for Competitive Strategies, pp. 223-234. Singapore: Springer Nature Singapore, 2024.

[24] Pourakbari, Saeed. "Design of Fractional Frequency Synthesizer Based on Sigma Delta Divider in Satellite Applications." New Researches in Electronic Defense Systems 2, no. 5 (2024): 34-39.

[25] Kaur, E., Er Swarnjeet Singh, and Sukhdeep Kaur. "Design and analysis of d flip flop using different technologies." International Journal of Innovative Research in Computer and Communication Engineering 8 (2015).

[26] Malipatil, Somashekhar. "Design of a low power D-flip flop using AVL technique." International Journal of Advanced Research in Computer and Communication Engineering 4, no. 9 (2015): 291-293.

[27] Sushma, G., and V. Ramesh. "Low power high speed D flip flop design using improved SVL technique." In 2016 International Conference on Recent Trends in Information Technology (ICRTIT), pp. 1-5. IEEE, 2016.

[28] Dai, Foster, Calvin Plett, and John Rogers. Integrated circuit design for high-speed frequency synthesis. Artech, 2006.

 [29] Kim, Hee Bae, and Yong Sin Kim. "Optimizing CML-CMOS Converter Through Sizing Transistors for Producing 50% Duty Square Wave." Journal of Integrated Circuits and Systems 6, no. 3 (2020).

[30] Hu, Anqiao. "Multi-modulus divider in fractional-N frequency synthesizer for direct conversion DVB-H receiver." Master's thesis, The Ohio State University, 2007.

[31] Amiri, Moslem. "Discrimination of neutron and photon signals." PhD diss.., Ph. D. Dissertation, 2012,(Brno: Masaryk University 2012)(in Chinese), 2012.

 

[32] Holdsworth, Brian, and Clive Woods. Digital logic design. Elsevier, 2002.

[33] Gowthami, A. "MASH 1-2 Delta Sigma Modulator with Quantizer for Fractional-N Frequency Synthesizer." Transfer 5, no. 03 (2018).

[34] Erfani-Jazi, Hamid Reza, and Noushin Ghaderi. "A divider-less, high speed and wide locking range phase locked loop." AEU-International Journal of Electronics and Communications 69, no. 4 (2015): 722-729.