Energy-Efficient Dynamic Circuit for High Fan-In OR Gates | ||
| Journal of Modeling and Simulation in Electrical and Electronics Engineering | ||
| دوره 3، شماره 3 - شماره پیاپی 13، زمستان 2023، صفحه 35-40 اصل مقاله (472.31 K) | ||
| نوع مقاله: Research Article | ||
| شناسه دیجیتال (DOI): 10.22075/mseee.2025.34999.1173 | ||
| نویسنده | ||
| Mohammad Asyaei* | ||
| School of Engineering, Damghan University, Damghan, Iran. | ||
| چکیده | ||
| Dynamic circuits offer a promising solution due to their low power consumption and high performance compared to static ones. However, dynamic circuits have their limitations, particularly in terms of robustness. This article presents a new dynamic circuit that reduces power consumption and delays for high-fan-in OR gates without significant loss of robustness. In the new dynamic circuit, the pull-down network (PDN) is split to increase the speed. Furthermore, employing a reference circuit decreases the conflict current that occurs between the PDN and keeper transistors. For this purpose, the reference circuit replicates the leakage current of the PDN. Therefore, the power and delay of the presented circuit are reduced. In addition, the sub-threshold leakage current and hence the leakage power are decreased in the PDN because of the body effect. The results of simulating high fan-in OR gates in a 90nm CMOS technology show 45% and 53% reduction in delay and power consumption, respectively while maintaining the same level of robustness as the conventional circuit for 64 inputs OR gates. Moreover, the tag comparator designed with the presented circuit shows a 2.65 times improvement in the figure of merit compared to the conventional design. | ||
| کلیدواژهها | ||
| Dynamic circuit؛ Leakage Current؛ Low-Power Design؛ Robustness | ||
| مراجع | ||
|
| ||
|
آمار تعداد مشاهده مقاله: 242 تعداد دریافت فایل اصل مقاله: 257 |
||
| تعداد نشریات | 22 |
| تعداد شمارهها | 722 |
| تعداد مقالات | 10,383 |
| تعداد مشاهده مقاله | 72,839,267 |
| تعداد دریافت فایل اصل مقاله | 64,535,898 |